

~~13~~ 11. (Twice Amended) [A transistor comprising:

a source region;

a drain region;

a channel region between the source region and the drain region; and

B3 a floating gate separated from the channel region by an insulator,] The transistor of claim 28 wherein a barrier energy between the floating gate and the insulator is less than approximately 3.3 eV.

14. (Amended)

~~12~~ 11 The transistor of claim [11] 28, wherein the floating gate is isolated from conductors and semiconductors.

B4 15. (Amended)

~~12~~ 11 The transistor of claim [11] 28, wherein the insulator comprises a material that has a material composition that is selected to obtain a larger electron affinity than silicon dioxide.

~~18~~ 16. (Amended)

~~12~~ The transistor of claim [11] 28, wherein the floating gate includes a material that has a material composition that is selected to obtain a smaller electron affinity than polycrystalline silicon.

C1 B5 19. (Twice Amended)

~~12~~ The transistor of claim [17] 28, wherein the area of a capacitor formed by the control electrode, the floating gate, and the intergate dielectric is larger than the area of a capacitor formed by the floating gate, the insulator, and the channel region.

B6 17.21 20. (Amended)

~~12~~ 11 The transistor of claim [11] 28, wherein the floating gate is capacitively separated from the channel region for providing transconductance gain.

Please add the following new claims:

~~23~~ 33.(New) The memory device of claim ~~32~~ wherein a barrier energy between the floating gate and the insulator in each transistor is less than approximately 3.3 eV.

sub E9 7 ~~24~~ 34.(New) The memory device of claim ~~33~~ wherein materials comprising at least one of the floating gate and the insulator in each transistor are selected to have an electron affinity causing the barrier energy to be less than approximately 3.3 eV.

22. ~~25~~ 35.(New) The memory device of claim ~~34~~ wherein the barrier energy is selected to obtain a data charge retention time for each transistor that is adapted for dynamic refreshing of charge stored on the floating gate.

sub E10 7 26 ~~26~~ 36.(New) The memory device of claim ~~35~~ wherein the floating gate of each transistor is isolated from conductors and semiconductors.

B7 27 ~~27~~ 37.(New) The memory device of claim ~~36~~ wherein the insulator in each transistor comprises a material that has a larger electron affinity than silicon dioxide.

28 ~~28~~ 38.(New) The memory device of claim ~~37~~ wherein the floating gate of each transistor comprises a material that has a smaller electron affinity than polycrystalline silicon.

25 29 ~~29~~ 39.(New) The memory device of claim ~~38~~ wherein the area of a capacitor formed by the control gate, the floating gate, and the intergate dielectric is larger than the area of a capacitor formed by the floating gate, the insulator, and the channel region of each transistor.

26 ~~30~~ 40.(New) The memory device of claim ~~39~~ wherein the floating gate of each transistor is capacitively separated from the channel region for providing transconductance gain.